Abstract-In this work, a low-cost lapt platform derived from the MIT open cours implemented. It can perform ranging, Doppl and SAR imaging using MATLAB as the pr work, porting the signal processing algorithm platform will be addressed as well as diffe results obtained using MATLAB and those ob FPGA platform. The target FPGA platforms DSP kit and Spartan3A starter kit, the latter w to further reduce the cost for students t technology.
I. INTRODUCTION This project is based on the MIT open "Build a small radar system capable of Doppler and Synthetic Aperture Radar Imagin
This laptop-based radar is capable of me Doppler and performing SAR Imaging. FPGA Virtex 6 or Spartan-3A starter kit [2] co replace the laptop and provide real-ti capability onboard, for example, a mult flight to reduce the amount of data sent to th for applications such as urban mapping.
In Section II, the modifications to the MIT will be covered. In Section III, the sig algorithms will be briefly introduced. Section the implementation of those algorithms on section V will compare results obtained u against the real-time implementation on FPGA II. HARDWARE MODIFICATION The radar front end for the most part i MIT radar. However, the signal modulator u [3] which is no longer manufactured and ha here with the next generation XR2209 [3] . T to the circuit is shown in Fig. 1 .
The triangular wave output is fed t controlled oscillator yielding an up-and 92MHz bandwidth (2.405MHz to 2.497MH with a period of 40ms.
The This type of frontend uses "stretch proces used to process Linear Frequency Mo waveforms to relax constraints on the a converter (ADC). Decomposing it in a few down-converts the received signal with a waveform then goes through an anti-aliasing and is fed to an ADC and the subsequent si algorithms are based on filtering using ba Band Filters (NBF) as shown in Fig. 5 .
A. Ranging and Doppler
In this case, the processing algorithm frequency tones, proportional to the target stretch processing effectively converts the received signal into a beat frequency. where is the targe and λ is the wavelength of th 1) Ranging For ranging, the radar op suffers from range-Doppler c chirp the distance and unambiguously. However, h distortion caused by the obs only the up chirp was used to The first step of the signa chirps from the raw echo synchronization pulses.
The data is split into ve rows to form a Range-time target indicator (MTI) filter coherently. Finally, an "Alo filter bank. Resolution along of the window, i.e. 0.02 s an the ratio of sampling frequ scaling factor, relating the yields about 0.09 m (0.3 frequency of 44.1 kHz.
2) Doppler For Doppler signal proc mode. The recorded data is s to a set time (in this case 0.1 rows to form a Doppler-time
when the radar receives returns targets, the transmitted up-chirp perates in FMCW mode. Chirp coupling thus with up and down Doppler can be determined here, it is assumed that the served targets is negligible and o simplify the processing. al processor must extract the upo signal, making use of the ectors of 20ms and arranged in matrix. Then a 2-pulse moving r was used to suppress clutter ong-range" FFT implements the g the time axis equal to the size nd range resolution is defined as uency to the FFT length times frequency and range (2) and ft) with an ADC sampling cessing the radar works in CW split into vectors, corresponding 1s) and arrange those vectors as matrix.
Then, the DC component was subtrac vector to remove stationary targets' (clutter) e Finally, a bank of narrowband bandpa implemented using fast Fourier Transform ( rows of the Doppler matrix, which proce spectrum of every vector, with the length determined the bandwidth of the individu output was the Doppler information from the in the field of view of the radar against time.
B. SAR imaging
The radar transmits and receives a serie moves along its path. Every time when transmitted the radar occupies a new along The numbers of elements that constitute the " are dependent on the antenna beam pattern a between measurements.
The coherent processing of the radar retur a narrow azimuth beamwidth, for cross-ran and allow the generation of 2D images (ra range).
Spotlight Range Migration Algorithm ( for SAR imaging and its main features are ex
1) Spotlight Range Migration Algorithm
The Spotlight Range Migration Algo compared to some other SAR algorithms (P Algorithm, for instance) has an impor assuming that the illuminating wave fronts that allows to avoid space-variant defocusing distortion of the final image.
The image processing can be split in processing and image formation.
a) Pre-processing
Before the image formation matrix is cre rows will be populated with the echo sign different synthetic array elements and the contain those scatterings in range direction.
The MATLAB program provided in [1] fo presents some technical issues that were iden • to separate the data coming from th elements and parse the data within a single triggering threshold was used, but this appro into account that the mechanical switch use reference signal ON/OFF is not deboun oscillations during "start-up", which made search for the start of up-chirp was unreliable
• to average the spectrum of the s within a single array element a fractional num were used where it should be an integer num to avoid distortions in the results;
• to perform the Hilbert transform, (IFFT) and then a FFT on half of IFFT resu spite of the fact that this approach is correct produce exactly same result as its mathemat limits the amount of data available for furthe half and increases computational load on the The modified program u identified problems and now element, the synthetic apertu Hilbert function provided by Response (FIR) filter im transform [5] to comp implementation).
b) Image formation
Image formation processo in Fig. 6 and it comprise Matched filtering, Stolt inter detailed in [6] .
Fig6. 2D-SAR images of data from modified
Based on the dataset fro with the modified algorithm image provided in [1] . All th some differences can be se implemented in the modified IV. FPGA IM For speed, the HDL cod Generator (SysGen), a desig highly suitable for algorithm and model analysis. This Simulink, but uses Xilinx HD system which can then be intended platform [7] in t (US$4000) and a Spartan 3A
In order to validate the benchmarked against the ou and the programs and the provided in [1] to produce im
A. Range processor
The range processor, em instead of 2-pulse MTI filter om [1] , the 2D image obtained m (Fig.7) is comparable to the he features are present although een, which result from changes algorithm.
MPLEMENTATION
de was designed using System gn tool by Xilinx ISE, which is m exploration, design prototyping tool is based on MATLAB DL block functions to design the synthesized and ported on the this case a Virtex-6 DSP kit A Starter kit (US$242). e HW design, the results were utput from the programs in [1] HW designs use the datasets mages. mploys a 3-pulse MTI filter [4] in the original program.
It was decided to replace the 2-pulse by the 3-pulse MTI filter in a HW design, because of its better performance in terms of noise cancellation. The 3-pulse MTI filter has a broader null at the clutter frequency than the 2-pulse, which gives better rejection, but on the other hand it distorts the spectrum of the signal to the less extent than proposed in [1] magnitude canceller.
The HDL flow is as follows. First, the up-chirps are extracted from the raw data in chunks of 882 samples (0.02 s) at 44.1 kHz . Then, the data goes through a 3-pulse MTI filter. The data is then zero-padded before being processed by a Radix-2 Fast-Fourier Transform (FFT) and then the magnitude of the response is calculated to display the range intensity against time.
B. Doppler processor
The Doppler processor takes in 4410 raw samples, which were then zero-padded to a length of 16384 before the FFT. The magnitude was calculated after clutter cancellation.
C. SAR processor
The SAR processor comprises a pre-processor and an image-processor.
The raw data was fed to the pre-processor where the upchirps were extracted. 8 chirps were averaged per array element. Then the data went through a clutter canceller for the FIR implementation of the Hilbert transform [5] .
The output of the Hilbert transform went to the image processor. The signal was first windowed (in this case Hanning). The matrix was then transposed and then zeropadded for the along-track FFT. The result was matched filtered against coefficients stored in memory. The next step is the Stolt interpolation [6] was used to correct the range curvatures for scatterers at different ranges. After interpolation, windowing is once again applied (in this case Hanning) before the 2D-inverse FFT to finally generate the image.
Here it must be mentioned that the second part of the SAR processor was extremely memory consuming since it performed operations in both range and cross range dimensions and the data flow rearrangement requires usage of the memory. This imposed limitations on the maximum amount of data being processed, since the depth of the RAM blocks in the Virtex-6 board is limited to 64 Kb only [8] . This limits the maximum possible size of FFT, and causes degradation in image resolution in cross-range.
Since every array element contains 882 samples and there are 55 array elements overall, the maximum possible FFT size in the cross range direction is 64, which will hold in the available memory to rearrange the signal order from range to cross-range wise flow (882×64= 56Kb < 64 Kb), but a small FFT length in the cross-range does not allow to build a final image with good resolution as in Fig.7 .
Another problem was that the SAR processor of such a moderate size requires more memory than the board (Virtex-6 DSP kit) can provide and even though the HDL code for the corresponding SysGen design was generated it cannot be mapped onto the FPGA platform (the number of RAM blocks required to map the design was 577, which is 138% of the available blocks -416). Table I summarizes the characteristics of the implemented processors mapped on the target platforms. From the results in Table I , it can be clearly seen that the FPGA platform Virtex-6 and is not feasible on Spartan-3A without modification is capable of processing the data in real-time for the range and Doppler processors as well as the SAR-pre-processor. The image processor clearly needs to be redesigned to fit on any of the platforms. To fit the Doppler processor on Spartan 3A, an algorithm based on zoom-FFT 1 [5] was used. V. COMPARING THE RESULTS FROM MATLAB AND FPGA
PROCESSOR
Both SW and HW implementations use the original datasets provided in [1] for the validation of the HW implementation. The results for the three processors: Range, Doppler and SAR are presented in this section.
A. Range processor results
Using the dataset "Two People Walking in the Woods" from [1] , the results for the HW implementation of the Range processor are shown in Fig. 8 and the relative error is shown in Fig.9 . Further analysis shows that 99.97% of errors are within ±5% of the mean error.
B. Doppler processor results
Using the dataset "Tremont Street off Newton Corner" from [1] , the results for the HW implementation of the Doppler processor are shown in Fig. 9 and the relative error is shown in Fig.10 . Further analysis shows that 98.2% of errors are within ±5% of the mean error. The results for the zoom-FFT processor on Spartan3A are shown in Fig.11. 1 zoom FFT is a DSP technique useful in case when only a small portion of a signal's bandwidth, over the full frequency range, contains the valuable information for any particular application. 2 V6: Virtex 6 DSP kit, S3: Spartn 3A starter kit, PP: pre-processor, IP:
image processor 3 Estimated with the down-sized image processor because the current algorithm can't be mapped on the target platform because it exceeds the available resources and the full-sized image can't be simulated
C. SAR processing results
Using the dataset "Back of Warehouse" from [1] , the results for the HW implementation of the Doppler processor are shown in Fig. 12 and the relative error is shown in Fig.13 . It can be seen that the results produced using HW presents all the features present in Matlab for all three processors. The error between the two are mainly due to the difference between fixed and floating point notations, different FFT sizes, zero-padding and the extra noise effect, introduced by FFT FPGA block, when it performs a realvalued transform [9] . 
VI. CONCLUSION
During this project, the theoretical basics of the FMCW radar were considered and an experimental radar setup was implemented. The software (SW) signal processors, based on the high-level code, proposed in [1] , were used to verify the radar's functionality and the results obtained using modified MATLAB programs from [1] were used to validate the results of the signal processed with FPGA.
A comparison of the results of the range signal processor in both HW and SW, proved the validity of the FPGA-based design with a mean error of -27.2dB. The Doppler HW processor when compared to the SW implementation yields a mean error of -30.3dB results obtained are similar.
Also based on the design summary reports for Range and Doppler, the designs can't be fitted on Spartan3A [2] without modifications. The Doppler processor was ported on Spartan with a zoom-FFT based algorithm.
The SAR Image processing algorithm in HW, following the flow of the modified SW processor, was subdivided into 2 parts -signal pre-processing and image formation routine. The latter was implemented in HW but the limitations in the memory architecture of the FPGA board imposed a downsized copy of the SW processor, i.e. the signal processing blocks are identical but used a reduced dataset. Even though the resolution of the final image obtained in the HW is much poorer than the one produced in MATLAB, the digital signal processing algorithms yielded a mean error compared to MATLAB of -28.2dB.
This project proved the concept of the HW implementation of the Doppler, Range and SAR Image processing algorithm simulating the designs in the SW environment. Future research activities will focus on further validation of the signal processing techniques using HW cosimulation, followed by optimization it is expected that Sysgen automatic HDL coding yields similar results to MATLAB did when generating C code automatically. A complete HW implementation of the FMCW radar on the target Virtex-6 or Spartan-3 for Range DSPs using the onboard interfaces: ADCs and displaying the results in realtime on a VGA monitor.
Also, the separate research efforts may be undertaken on further DSP optimization, in particular in SAR Image processing, by making better use of memory resources or enhancement of the FFT algorithm for Range and Doppler processors.
The main disadvantage of the standard FFT is that it requires zero-padding to achieve a finer resolution and has to process the whole spectrum of the signal, whereas quite often we are only interested in a small fraction of the spectrum. A promising solution to improve efficiency could be a zoom-FFT, which allows the implementation of a standard FFT of smaller size to only "zoom" on the desired part of the spectrum, also indirectly improving the DSP efficiency by reducing amount of zero-padding required [5] . It was shown that using a zoom-FFT based algorithm the Doppler processor could fit on Spartan 3A with LUTs. The LUTs to implement the log10 calculations is the main cause of the degradation in image quality.
The cost of the frontend plus the Spartan 3A starter kit platform would bring the Doppler (and maybe Range) processor(s) together to about US$500. However it would seem that implementing the SAR processor on Spartan 3A starter kit might prove to be more challenging.
